





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS - 1963 - A



A STUDY OF GAUSS-SEIDEL-TYPE METHODS FOR SIMULATING

KEITH CLARENCE ANDERSON

LARGE-SCALE CIRCUITS



APPROVED FOR PUBLIC RELEASE. DISTRIBUTION UNLIMITED.

NTIC FILE COPY

AIGN

85 11 18 90

20. DISTRIBUTION/AVAILABILITY OF ABSTRACT

21. ABSTRACT SECURITY CLASSIFICATION

UNCLASSIFIED

UNCLASSIFIED

22a. NAME OF RESPONSIBLE INDIVIDUAL

22b. TELEPHONE NUMBER
(Include Area Code)

NONE

A STUDY OF GAUSS-SEIDEL-TYPE METHODS FOR SIMULATING LARGE-SCALE CIRCUITS

BY

KEITH CLARENCE ANDERSON


B.S., University of Oklahoma, 1982

THESIS

Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering in the Graduate College of the

University of Illinois at Urbana-Champaign, 1984

Urbana, Illinois



CONTENTS

ļ

[]

CHAPTER 1	
Introduction	1
CHAPTER 2	
Circuit Simulation Techniques	•
2.1 Introduction 2.2 Conventional Circuit Analysis 2.3 Large Scale Circuit Analysis 2.4 Point Gauss-Jacobi Algorithm 2.5 Point Gauss-Seidel Algorithm 2.6 Block Algorithms 2.7 Waveform Relaxation	
CHAPTER 3	
Numerical Properties	;
3.1 Introduction 3.2 Stability 3.3 The Companion Matrices 3.3.1 Standard Gauss-Seidel 3.2 Predictor Gauss-Seidel 3.4 Stability and Accuracy Studies 3.4.1 Study A 3.4.2 Study B 3.4.3 Study C 3.4.4 Study D 3.4.5 Study E 3.4.6 Studies F and G 3.4.7 Studies H, J, and K	1:
3.5 Discussion	5

CHAPTER 4 ·	
PREMOS	64
4.1 Introduction	64
4.2 Input Circuit Description	64
4.2.1 The SOURC Primitive	65
4.2.2 The CMOS Cells	65
4.3 Control Commands	72
4.4 Transistor Description	73
4.5 Output Processing	74
4.6 Interactive Session Commands	74
4.7 Discussion	78
CHAPTER 5	
Conclusions	80
APPENDIX	
Circuit Examples	82
REFERENCES	92

CHAPTER 1

2

Introduction

The increase in the complexity of circuits fabricated on a single semiconductor chip has made the design and testing of the circuits more difficult. For a number of years, circuits with only a small number of transistors have been successfully analyzed using circuit simulators such as SPICE2[1]. However, as the size of the circuit grows, the execution time and memory requirements of these simulators become prohibitive. These problems have led to the development of new simulators that are much faster and less memory intensive than SPICE-type simulators such as MOTIS[2], MOTIS-C[3], and MOSTAP[4].

The new simulators developed for analyzing LSI and VLSI circuits often restrict the type of circuits that they can deal with. This knowledge is then utilized in a variety of ways to quickly produce relatively accurate time domain waveforms for the circuits. For digital circuits, this means that the process of design verification can be carried out on a level between that of conventional circuit analysis and conventional logic simulation.

One of the most common techniques used in large scale circuit simulators is the decomposition of the circuit into smaller subcircuits. Each subcircuit is then analyzed individually and the results are combined to give the desired data. In the general case, this is known as "tearing" and corresponds to partitioning the network equations in particular way[5]. If the subcircuits can be considered unidirectional (as is often the case for MOS circuits), then further gains in speed can be achieved by analysis sequencing and latency checking[6].

A second approach can be considered as temporal decomposition of the circuit. In this method, known as waveform relaxation, the solution for an entire time interval is approximated using only a limited number of iterations at any point within the interval. This

sweep of the whole interval can then be repeated until the solutions converge[7]. However, if it can be justified that the first sweep is accurate enough, it is possible to discard the following sweeps as well as the overhead associated with fully implementing waveform relaxation.

In timing simulators such as MOTIS-C, and SPLICE[8], a Gauss-Seidel-like technique is used to decouple the network equations and a single sweep of the relaxation technique is taken. This approach of not iterating to convergence means that the classical numerical properties of an algorithm such as stability and convergence may not hold. Hence, new studies of these properties become necessary to provide a basis for the use of an algorithm[9].

Wei proved in Reference [10] that the standard Gauss-Seidel method is not convergent when floating capacitors exist in the circuit. This helped motivate the development of a modified Gauss-Seidel method which used a forward predictor to estimate the values of unsolved variables in feedback loops. The predictor Gauss-Seidel method, shown to be zero stable and convergent, was implemented in a program called PREMOS designed for simulating NMOS circuits.

The work described in this thesis covers two basic areas. The first is a further study of the numerical properties of the standard Gauss-Seidel and the predictor Gauss-Seidel methods. A modification to the predictor method is made that gives it certain properties of both methods. The second area is concerned with adding the capability of analyzing some CMOS circuits to the PREMOS program.

Chapter 2 is a short description of some basic techniques used in numerical circuit analysis. The properties of the Gauss-Seidel, predictor Gauss-Seidel, and modified predictor Gauss-Seidel are studied in Chapter 3, while Chapter 4 describes the CMOS circuits that have been implemented in PREMOS. Finally Chapter 5 presents some conclusions and comments.

CHAPTER 2

Circuit Simulation Techniques

2.1 Introduction

Conventional circuit simulators have proven to be very successful at providing accurate current and voltage waveforms for small scale integrated circuits. However, in LSI and VLSI design, these exact waveforms are often not needed as much as just the timing of the transitions from one logic state to another. This led to the development of logic simulators[8] that give results in terms of discrete levels. These logic simulators are much faster than circuit simulators, but the loss of information is not always acceptable. In an attempt to bridge this gap between the accuracy of circuit simulators and the speed of logic simulators, timing simulators are being developed with the goal of providing waveforms close to those of circuit simulators at speeds approaching those of logic simulators.

Most timing simulators can be broken into two categories: those based on conventional circuit analysis that employ various techniques to increase the speed, and those based on logic simulation but employ various techniques to increase the accuracy. This report is concerned with techniques more closely related to circuit analysis than to logic simulation. In this respect, some of the existing circuit analysis techniques are reviewed in this chapter.

2.2 Conventional Circuit Analysis

A nonlinear dynamic circuit may in general be characterized by the equation,

$$f(\mathbf{x},\dot{\mathbf{x}},t) = 0, \quad \mathbf{x}(0) = \mathbf{x}, \tag{2.1}$$

where x represents a vector of voltages and/or currents and t represents time. In order to obtain a numerical solution to x, Equation (2.1) is discretized at each time point t_n by using

an integration formula such as the backward Euler, trapezoidal, or one of Gear's formulas.

This discretization transforms Equation (2.1) at each time point to an algebraic equation of the form,

$$\mathbf{g}(\mathbf{x}_n) = \mathbf{0} \tag{2.2}$$

Equation (2.2) is then usually solved by a modified Newton's method which repetitively develops and solves linear equations of the form,

$$\mathbf{A} \mathbf{x} = \mathbf{b} \tag{2.3}$$

where A is a matrix and b is a vector. At every iteration A and b must be constructed by linearizing the nonlinear equation at a new iteration point found during the previous iteration. This process is repeated until the sequence of x converges to within some specified tolerance. Once the solution for x_n at a this point is found, the time is incremented and the process is started again until the final time is reached. The basic algorithm can be given as

BEGIN BEGIN X = [Voltages, Currents] TIME = Start Time H = Initial Time step END (initialization) TIME = TIME + HWHILE (TIME < End Time) DO BEGIN Discretize the differential operators by using an integration formula. REPEAT BEGIN k = 1Evaluate linear models for circuit elements at the operating points and form the circuit matrix A and vector b. Solve linear equations AX = b. **END**

```
UNTIL (convergence achieved) {dc loop}
  IF the local truncation error (LTE) is
    smaller than the tolerance
   THEN
      BEGIN
        Compute new time step H
        TIME = TIME + H
      END
   ELSE
      BEGIN
        TIME = TIME · H
        Compute revised time step H
        TIME = TIME + H
      END
  END {time loop}
END
```

An increase in speed can be achieved by using sparse matrix techniques. However, these techniques are not cost effective for VLSI simulations; as a result, new approaches have recently been proposed. The basis for several of these new methods will be described in the next sections.

2.3 Large Scale Circuit Analysis

A number of techniques based on relaxation methods have been proposed for solving large systems of simultaneous equations. When these techniques are applied to circuits, a priori knowledge of some of the properties of the circuits can be used to significantly decrease the amount of computation required while at the same time maintaining accuracy. However, it is important to first understand the basic methods.

2.4 Point Gauss-Jacobi Algorithm

If the vector x in Equation (2.2) satisfies $x \in \mathbb{R}^m$ and x_k^n is the value of the kth component of the vector x at time t_k , the value of x_k^{n+1} is found by solving the scalar equation,

$$g(x_1^n, x_2^n, \dots x_{k_1}^n, x_k, x_{k+1}^n, \dots, x_m^n)$$
 (2.4)

The complete vector x^{n-1} is found by incrementing k from 1 to m.

While this algorithm is fairly easy to implement, it may converge to the solution very slowly, provided that it converges at all. A natural extension of this algorithm leads to the next algorithm.

2.5 Point Gauss-Seidel Algorithm

In this algorithm, information from the present iteration is used as well as information from the previous iteration which usually decreases the number of iterations necessary for convergence. When computing component x_k^{n+1} , the equation to be solved is

$$g(\mathbf{x}_1^{n+1}, \mathbf{x}_2^{n+1}, \dots, \mathbf{x}_{k-1}^{n+1}, \mathbf{x}_k, \mathbf{x}_{k+1}^n, \dots, \mathbf{x}_m^n)$$
 (2.5)

This algorithm can result in a considerable increase in speed, especially when the circuit variables are evaluated in the same order as the signal flow through the circuit.

2.6 Block Algorithms

If each x_k represents a node voltage, then from the network point of view, the two methods above are equivalent to decomposing the network at every node. Another possibility is to decompose the circuit into subcircuits composed of several nodes. When the Gauss-Jacobi or Gauss-Seidel methods are applied in conjunction with decomposition into subcircuits, Equations (2.4) and (2.5) can still be used, but with each x_k representing a vector instead of a scalar. In this case each vector x_k can be solved using the conventional circuit analysis previously described.

2.7 Waveform Relexation

For all of the algorithms described so far, the analysis is carried out at each time point for the entire circuit before proceeding to the next time point. However, it is also possible to solve for the waveform of each subcircuit over the entire time interval before proceeding to the next subcircuit. After finding the waveforms for all of the subcircuits, the process can be repeated until the waveforms converge to a solution[7].

One of the advantages of waveform relaxation is that different step sizes can be used for different subcircuits. However, a large amount of memory may be required to store the waveforms and a large number of iterations may be needed for the solution to converge.

 $\overline{\cdot}$

CHAPTER 3

Numerical Properties

3.1 Introduction

The techniques of the previous chapter can all require a considerable amount of time to check to see if the computed solution is accurate enough. At each time point the algorithm will have to check for convergence and then decide whether another iteration is needed. Then after convergence for that time point is achieved, the local truncation error (LTE) must be computed so that a decision can be made as to the accuracy of the point in question. If the LTE is too large, the point may be thrown out and a new, smaller step must be taken before repeating the process. Even if the point is accepted, the next step size is usually recomputed before proceeding. The end result is that a lot of overhead computation not directly related to the desired solution is performed.

This has led to the development of some simulators that used a fixed number of iterations at each time point as well as a fixed step size. In fact some of these simulators such as MOTIS, use only a single iteration. While this approach can obviously save a lot of computation time on a per sweep basis, the fact that MOTIS only takes one sweep means that the relaxation is not carried to convergence and classical numerical properties such as stability and accuracy may not hold. Therefore, these properties must be evaluated to provide a proper basis for the use of this method.

3.2 Stability

In general, the analysis of a particular method is studied on a test problem simple enough to be analyzed theoretically, yet complex enough to provide information about a wide variety of applications. The most common test problem used is probably the single time invariant linear differential equation:

$$\dot{\mathbf{x}} = \mathbf{a}\mathbf{x}, \qquad \mathbf{x}(0) = \mathbf{x}_{\mathbf{a}} \tag{3.1}$$

where "x" and "a" are scalars. Using a single equation has worked well when an integration method like the backward Euler, trapezoidal, or one of Gear's formulas has been carried to convergence at each step. However when a Gauss-Seidel type technique is used and the process is not iterated to convergence at each step, the values of the variables behave differently according to the order in which they are processed. Consequently, the test problem must be generalized to become a system of equations,

$$C\dot{x} = G x, \qquad x(0) = x, \qquad (3.2)$$

where x is a vector, C and G are matrices, and C is invertible. When an integration algorithm is applied to Equation (3.2) it is possible to express the value of x at t_{n+1} recursively in the form,

$$\mathbf{x}_{n+1} = \mathbf{M}(\mathbf{h}) \, \mathbf{x}_n \tag{3.3}$$

where h is the step size and M(h) is known as the companion matrix. In terms of the initial conditions, Equation (3.3) becomes

$$\mathbf{x}_{n+1} = [\mathbf{M}(\mathbf{h})]^{n+1} \mathbf{x}_n$$
 (3.4)

The numerical properties of one step integration algorithms are then defined in terms of the properties of the companion matrix.

Definition 3.1[10]

An integration algorithm is consistent if when applied to Equation (3.2), its companion matrix can be expanded in a power series as a function of the step size h as

•

\

<u>.</u> ::

$$M(h) = I + hA + O(h^2)$$
 (3.5)

where A equal C-1G.

Theorem 3.1

For a given step size h^* , the sequence of vectors $\{x_n\}$ in Equation (3.4) is bounded if and only if the spectrum (or set of eigenvalues) of $M(h^*)$ is contained in the unit ball B(0,1) and no multiple zero of the minimal polynomial has modulus equal to one[11]. (The requirement that no multiple zero of the minimal polynomial has modulus equal to one is the same as saying that all the eigenvalues with a magnitude of one must be distinct.)

The above theorem leads to the following definition of stability for an integration algorithm:

Definition 3.2

An integration algorithm is zero stable if and only if there exists a $\delta > 0$ such that for all h in the interval $(0, \delta)$, the spectrum of M(h) is contained in the unit ball B(0,1), and no multiple zero of the minimal polynomial has modulus equal to one.

Note that if a circuit being evaluated is stable, then the solution is bounded, and the integration algorithm must also be stable if an accurate solution is desired.

Definition 3.3

Let x(t) be the exact solution of the test problem. An integration algorithm is convergent if the sequence of the computed solution converges uniformly to x(t) as the step size tends to zero.

Theorem 3.2

1

If an integration algorithm is consistent and zero stable, then it is convergent.

The proof of Theorem 3.2 can be found in numerical books such as Reference [12].

It has been proven in Reference [10] that the Gauss-Seidel method is convergent if there are no floating capacitors (i.e., capacitors connected between two nonground nodes) present in the circuit. However, it has also been proven in Reference [10] that the Gauss-Seidel method is not consistent, and therefore may not be convergent, whenever floating capacitors are present. This led Wei to introduce a modified Gauss-Seidel method which is convergent even when floating capacitors are present in the circuit. However, from the definition, convergence is dependent upon the step size tending to zero. In practice it is desirable to make the step size as large as possible for the desired degree of accuracy. Therefore, the range of h for which a method is stable is important, which is a different issue than convergence, and thus has to be studied separately. Another issue of importance is that the presence of complex conjugates in the spectrum of M(h) may indicate an oscillatory component in the computed solution that may not be present in the exact solution. These issues will be examined now by using a simple test circuit shown in Figure 3.1 to generate a system of equations and the corresponding companion matrices.

3.3 The Companion Matrices

Applying nodal analysis to the circuit of Figure 3.1, we obtain the matrix equation:

$$\begin{bmatrix} \hat{c}_1 + \hat{c}_3 & -\hat{c}_3 \\ -\hat{c}_3 & \hat{c}_2 + \hat{c}_3 \end{bmatrix} \begin{bmatrix} \hat{v}_1 \\ \hat{v}_2 \end{bmatrix} + \begin{bmatrix} g_1 + g_3 & g_p - g_3 \\ g_m - g_3 & g_2 + g_3 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = 0$$
 (3.6)

Letting

حـ




Figure 3.1 Test Circuit.

$$c_1 = \hat{c}_1 + \hat{c}_3 \tag{3.7}$$

$$c_{2} = c_{2} + c_{3} \tag{3.8}$$

$$c_3 = c_3 \tag{3.9}$$

$$\mathbf{g}_{11} = \mathbf{g}_1 + \mathbf{g}_3 \tag{3.10}$$

$$g_{12} = g_0 - g_3 \tag{3.11}$$

$$g_{21} = g_m - g_3 \tag{3.12}$$

$$g_{22} = g_2 + g_3 \tag{3.13}$$

and

$$C = \begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \tag{3.14}$$

$$G = \begin{bmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{bmatrix}$$
 (3.15)

$$V = \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} \tag{3.16}$$

Equation (3.6) can be written in the form of Equation (3.2) as:

$$\dot{\mathbf{V}} = -\mathbf{C}^{-1} \mathbf{G} \mathbf{V} \tag{3.17a}$$

$$= A V \tag{3.17b}$$

If the backward Euler integration formula

$$\dot{x}_n = (x_n - x_{n-1})/h$$
 (3.18)

is applied to Equation (3.6) we have

$$\begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} \frac{v_{1,a} - v_{1,a-1}}{h} \\ \frac{v_{2,a} - v_{2,a-1}}{h} \end{bmatrix} + \begin{bmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{bmatrix} \begin{bmatrix} v_{1,a} \\ v_{2,a} \end{bmatrix} = 0$$
 (3.19a)

1 % 8% 5% % 6 % 8% 8%

$$\begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_{1,a} \\ v_{2,a} \end{bmatrix} + \begin{bmatrix} hg_{11} & hg_{12} \\ hg_{21} & hg_{22} \end{bmatrix} \begin{bmatrix} v_{1,a} \\ v_{2,a} \end{bmatrix} - \begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_{1,a-1} \\ v_{2,a-1} \end{bmatrix} = 0 \quad (3.19b)$$

$$\begin{bmatrix} c_1 + hg_{11} & -c_3 + hg_{12} \\ -c_3 + hg_{21} & c_2 + hg_{22} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_a - \begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1} = 0$$
 (3.19c)

At this point the derivation for the companion matrices of a full matrix solution, the standard Gauss-Seidel and the predictor Gauss-Seidel methods differ. For a full matrix solution this becomes

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a} = \begin{bmatrix} c_1 + hg_{11} & -c_3 + hg_{12} \\ -c_3 + hg_{21} & c_2 + hg_{22} \end{bmatrix}^{-1} \begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1}$$
(3.20a)

$$= \frac{1}{\Delta_{k}} \begin{bmatrix} k_{11} & k_{12} \\ k_{21} & k_{22} \end{bmatrix} \begin{bmatrix} v_{1} \\ v_{2} \end{bmatrix}_{e-1}$$
 (3.20b)

where

$$k_{11} = c_1 (c_2 + hg_{22}) - c_3(c_3 - hg_{12})$$
 (3.21)

$$k_{12} = -c_3(c_2 + hg_{22}) + c_2(c_3 - hg_{12})$$
 (3.22)

$$\mathbf{k}_{21} = \mathbf{c}_1(\mathbf{c}_3 - \mathbf{h}\mathbf{g}_{21}) - \mathbf{c}_3(\mathbf{c}_1 + \mathbf{h}\mathbf{g}_{11}) \tag{3.23}$$

$$\mathbf{k}_{22} = -\mathbf{c}_3(\mathbf{c}_3 - \mathbf{h}\mathbf{g}_{21}) + \mathbf{c}_2(\mathbf{c}_1 + \mathbf{h}\mathbf{g}_{11}) \tag{3.24}$$

$$\Delta_k = (c_1 + hg_{11})(c_2 + hg_{22}) - (-c_3 + hg_{12})(-c_3 + hg_{21})$$
(3.25)

3.3.1 Standard Gauss-Seidel

When applying the standard Gauss-Seidel technique, Equation (3.19) becomes

$$\begin{bmatrix} c_1 + hg_{11} & 0 \\ -c_3 + hg_{21} & c_2 + hg_{22} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_a = \begin{bmatrix} c_1 & -c_3 \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1} - \begin{bmatrix} 0 & -c_3 + hg_{12} \\ 0 & 0 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1} (3.26a)$$

$$= \begin{bmatrix} c_1 - hg_{12} \\ -c_3 c_2 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{c_1}$$
 (3.26b)

Solving for $V_{1,n}$ and $V_{2,n}$,

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_a = \frac{1}{\Delta_m} \begin{bmatrix} m_{11} & m_{12} \\ m_{21} & m_{22} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1}$$
 (3.27)

where

$$\mathbf{m}_{11} = \mathbf{c}_1(\mathbf{c}_2 + \mathbf{h}\mathbf{g}_{22}) \tag{3.28}$$

$$m_{12} = -hg_{12}(c_2 + hg_{22}) (3.29)$$

$$\mathbf{m}_{21} = c_1(c_3 - hg_{21}) - c_3(c_1 + hg_{22})$$
 (3.30)

$$m_{22} = -c_3(c_3 - hg_{21}) + c_2(c_1 + hg_{11})$$
 (3.31)

$$\Delta_{m} = -c_{3}(c_{3} - hg_{21}) + c_{2}(c_{1} + hg_{11})$$
 (3.32)

The spectrum of M_{Gs}(h) can then be found as the roots of the equation,

$$\lambda^{2} - ((\mathbf{m}_{11} + \mathbf{m}_{22})/\Delta_{\mathbf{m}})\lambda + ((\mathbf{m}_{12}\mathbf{m}_{21})/\Delta_{\mathbf{m}}^{2}) = 0$$
 (3.33)

3.3.2 Predictor Gauss-Seidel

In Reference [10] Wei introduced a modified Gauss-Seidel method which used a forward predictor for unsolved node voltages. The voltages were predicted according to the formula,

$$V_{N(guess)}^{n} = V_{N}^{n-1} + \underline{h}_{n} \left(\frac{V_{N}^{n-1} - V_{n}^{n-2}}{\underline{h}_{n-1}} \right)$$
 (3.34)

For a more general formula which generates a family of equations and includes the original predictor method as a special case, the following predictor equation is proposed

$$V_{N(good)}^{n} = V_{N}^{n-1} + \frac{h_{n}}{1 + \gamma h_{n}} \left(\frac{V_{N}^{n-1} - V_{N}^{n-2}}{h_{n-1}} \right)$$
(3.35)

This family of equations obviously reduces to Equation (3.34) when gamma equals zero, but approaches the standard Gauss-Seidel method as gamma goes to infinity. Letting

$$\theta = \frac{1}{1 + \gamma h} \tag{3.36}$$

applying Equation (3.35) to Equation (3.19), and assuming that $h_a = h_{a-1} = h$, we obtain

$$\begin{bmatrix} c_1 + hg_{11} & 0 \\ -c_3 + hg_{21} & c_2 + hg_{22} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_a = \begin{bmatrix} c_1 & -hg_{12} + \theta(c_3 - hg_{12}) \\ -c_3 & c_2 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-1}$$

$$+ \begin{bmatrix} 0 - \theta(c_3 - hg_{12}) \\ 0 & 0 \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}_{a-2}$$
(3.37)

OI

$$\begin{bmatrix} c_1 + hg_{11} & 0 & 0 \\ -c_3 + hg_{21} & c_2 + hg_{22} & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} v_{1,a} \\ v_{2,a} \\ v_{2,a-1} \end{bmatrix} = \begin{bmatrix} c_1 - hg_{12} + \theta(c_3 - hg_{12}) & -\theta(c_3 - hg_{12}) \\ -c_3 & c_2 & 0 \\ 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} v_{1,a-1} \\ v_{2,a-1} \\ v_{2,a-2} \end{bmatrix} (3.38)$$

The predictor companion matrix, M_{PGS}(h) is found as

$$\begin{bmatrix} c_1 + hg_{11} & 0 & 0 \\ -c_3 + hg_{21} & c_2 + hg_{22} & 0 \\ 0 & 0 & 1 \end{bmatrix}^{-1} \begin{bmatrix} c_1 & -hg_{12} + \theta(c_3 - hg_{12}) - \theta(c_3 - hg_{12}) \\ -c_3 & c_2 & 0 \\ 0 & 1 & 0 \end{bmatrix}$$
(3.39)

$$= \begin{bmatrix} P & Q & R \\ S & T & U \\ 0 & 1 & 0 \end{bmatrix}$$

where

$$\mathbf{P} = \mathbf{c}_1/\beta_1 \tag{3.40}$$

$$Q = (-hg_{12} + \theta(c_3 - hg_{12}))/\beta_1$$
 (3.41)

$$R = (-\theta(c_3 - hg_{12}))/\beta_1 \tag{3.42}$$

$$S = c_1(c_3 - hg_{21})/(\beta_1\beta_2) - c_2/\beta_2$$
 (3.43)

$$T = (c_3 - hg_{21})(-hg_{12} + \theta(c_3 - hg_{12}))/(\beta_1\beta_2) + c_2/\beta_2$$
 (3.44)

$$U = (-\theta(c_3 - hg_{21})(c_3 - hg_{12}))/(\beta_1\beta_2)$$
 (3.45)

$$\beta_1 = (c_1 + hg_{11}) \tag{3.46}$$

$$\beta_2 = (c_2 + hg_{22}) \tag{3.47}$$

The spectrum of M_{PGS}(h) is then found as the roots to the cubic equation,

$$\lambda^{3} - (P+T)\lambda^{2} + (PT-SQ-U)\lambda + (PU-SR) = 0$$
 (3.48)

Given a cubic equation, an explicit solution in terms of the coefficients is found as follows[13]. A cubic equation of the form

$$y^3 + py^2 + qy + r = 0$$

may be reduced to the form

$$x^3 + ax + b = 0$$

by substituting (x - p/3) for y. When this is done, then

$$a = (3q - p^2)/3$$

and

۲.,

$$b = (2p^3 - 9pq + 27r)/27$$

For solution let

$$A = \sqrt[3]{(-b/2) + \sqrt{(b^2/4 + a^3/27)}}$$

and

さいこう こうじゅう 国立してい じゅつい

$$B = \sqrt[3]{(-b/2) - \sqrt{(b^2/4 + a^3/37)}}$$

Finally, the values of x will be given by

$$x = A+B$$
, $-(A+B)/2 + ((A-B)/2)\sqrt{-3}$, $-(A+B)/2 - ((A-B)/2)\sqrt{-3}$

When the above formulas are applied to Equation (3.48) the expressions obtained are complicated enough that the various numerical properties of the method are probably masked. Instead, the numerical properties of the methods when applied to the test circuit of Figure 3.1 with different parameter values are investigated.

3.4 Stability and Accuracy Studies

In this section several studies of the circuit given in Figure 3.1 will be presented. The component values in each case are selected so that the circuit is stable with strictly real eigenvalues and then the spectrum of each companion matrix as a function of the step size is plotted. Each plot will have a solid ellipse representing the upper half of the unit circle and a series of discrete points that give the spectrum at specific values of h. The values of the components will not be realistic for practical circuits, but by proper scaling these results should be applicable to a wide variety of cases. It can be seen from Equation (3.19) that if each capacitance and the step size h are multiplied by the same factor α_1 , then the results should remain unchanged. Similarly, if each conductance is multiplied by a factor α_2 , and the

step size is divided by α_2 then once again the results should be the same. In summary, if the system

$$C\dot{x} + Gx = 0 \tag{3.49}$$

results in the companion matrix M(h), then the system

$$\alpha_1 C \dot{\mathbf{x}} + \alpha_2 G \mathbf{x} = 0 \tag{3.50}$$

will give the companion matrix $M(\frac{\alpha_1}{\alpha_2} h)$.

The accuracy studies will be conducted by exciting node 1 of the circuit with a current source of 1.0 amp for all time t > 0.0 (with 0.0 amps as the input prior to t = 0.0). This step input will allow the response of the methods to a rapidly changing input to be compared by observing the voltage computed for node 2.

3.4.1 Study A

By letting $c_1 = c_2 = c_3 = 1$ (farad) and $g_1 = g_2 = g_3 = g_m = g_p = 1$ (mho) this study provides a reference to which other studies can easily be compared. For this circuit with eigenvalues -2/3 and -2, Figure 3.2 shows that both the standard and predictor Gauss-Seidel methods are stable for $0 < h < \infty$. The standard method, shown in Figure 3.2a, is strictly real for all h. The spectrum of the pure predictor method, (i.e., gamma = 0.0 in Equation 3.36) shown in Figure 3.2b has complex components for h greater than one-third and reaching a maximum at about h = 1. Finally, the modified predictor spectrum is shown in Figure 3.2c with gamma = 1.0. As expected, this spectrum appears to be a weighted average of the previous two.

Figures 3.3 and 3.4 are plots of the voltage at node 2 for h = 1.0 and h = 0.1 respectively. Comparing the standard and predictor Gauss-Seidel (gamma = 0.0) methods with the solution generated by a full matrix approach, we see in this case that all three

<u>.</u> :

•





Figure 3.2a Standard Gauss-Seidel Spectrum for Study A.



•

.

-

k d





Figure 3.2c Predictor Gauss-Seidel Spectrum with gamma = 1.0 for Study A.

men na na na mandada an mendi adama<u>. Mendadahan mendadahan m</u>



ř:

ľ

ند

•

•

<u>.</u> --

· · .

· ·




Figure 3.4 Node 2 output voltage with step size h = 0.1 and gamma = 0.0 for Study A.

methods have comparable accuracy for a given step size. Comparing the solutions generated by the two different step sizes, the larger step size does not allow the voltage to change as quickly as the smaller step size. Sharp corners and the lagging response in Figure 3.3 indicate that a step size (h = 1.0) of the same order of magnitude as the eigenvalues (-2/3 and -2) may result in an inaccurate solution when there is a rapidly changing input.

3.4.2 Study B

D

r

In this example, c_3 is reduced by a factor of ten. This has the effect of decreasing the stiffness of the circuit (i.e., ratio of the eigenvalues) and allows the spectrum of the standard method, Figure 3.5a and that of the predictor method (gamma = 0.0), Figure 3.5b, to be strictly real and within the unit circle. This indicates neither method should have any problems with instability or unwanted oscillations for any value of h.


3.4.3 Study C

By increasing the feedback capacitance ℓ_3 to 100, a very stiff system results. Four different spectra are plotted in Figure 3.6. While both methods (Figures 3.6a and 3.6b) still remain stable for all h, the pure predictor method (gamma = 0.0) has a complex spectrum for h > 2.8. Increasing gamma to 1.5 completely removes the complex components of the predictor method (Figure 3.6c). The magnitude of the complex component reaches a maximum at h = 25.0 and in this case it is seen in Figure 3.7 that the pure predictor method (i.e., gamma = 0.0) has an oscillatory component in the solution that is not present using the other methods. As expected, increasing gamma to 1.5 will remove these oscillations. However, it was found experimentally that a gamma as small as 0.05 was enough to remove the oscillations and allowed a more accurate solution (Figure 3.8). The root locus plot for gamma = 0.05 (Figure 3.6d) shows that in this case the maximum magnitude of the complex part of the roots (now shifted to h = 12.5) was reduced by approximately 40 percent, from 0.5 to 0.3.

÷

· · ·

•



Standard Gauss-Seidel Spectrum for Study B. Figure 3.5a

•


__

<u>.</u>...

· · ·

. .

•.•



Ø

r

...

-

•

•

٠.

_

•

1 1000

Š

~




Figure 3.6a Standard Gauss-Seidel Spectrum for Study C.

<u> Productional designations de la proposition de la consequencia della de</u>




Figure 3.6b Predictor Gauss-Seidel Spectrum with gamma = 0.0 for Study C.

ì

•

. -

. ئىن

RAC ATT ASS. PTD

表の「交換」のは、多数「多数」 を対

<u>...</u>





Figure 3.6c Predictor Gauss-Seidel Spectrum with gamma = 1.5 for Study C.



•

ľ

1

Figure 3.6d Predictor Gauss-Seidel Spectrum with gamma = 0.05 for Study C.

Sees seed becaused becaused a proposed because forested because by the propose Referen

. . . .

<u>ر.</u> د..




Figure 3.7 Node 2 output voltage with step size


h = 25.0 and gamma = 0.0 for Study C.

•

٠,

•

l




Since the eigenvalues of the test circuit are strictly real (-0.1 and -2.0), the exact solution will not have any oscillatory components. Therefore, any oscillations in a computed solution are due to the numerical technique and not the physical circuit. By carefully choosing the step size, unwanted numerically generated oscillations can be observed. However, it should be noted that the step size necessary was much larger than either of the eigenvalues, and study A has already demonstrated that a step size smaller than the eigenvalues can be desirable for accuracy when an input to the circuit changes rapidly. This study also clearly shows that the existence of complex roots in the spectrum of the companion matrix is not enough to indicate oscillations are present in the computed solution. Since, in general, a step size larger than any of the eigenvalues may not generate an accurate solution in response to a rapidly changing input, this indicates that these unwanted oscillations are probably not a major factor in generating accurate solutions.

3.4.4 Study D

In this case, with a very large feedback term represented by $g_p = 100$, we find that both the standard Gauss-Seidel (Figure 3.9a) and the predictor Gauss-Seidel (gamma = 0.0) (Figure 3.9b) methods become unstable for h within a finite interval. For this very stiff system with eigenvalues of -0.037 and -35.629, the solution would normally be obtained by starting with a very small step size to catch initial transients and then increasing the step size so that the rest of the interval would not require too much computation time. However, the standard method is unstable for 1 < h < 16 while the pure predictor method is unstable for 1 < h < 81. If an automatic time step control scheme increased the step size too much (i.e., h > 1.0), then neither method would be satisfactory.

For completeness, the spectrum of the predictor method with gamma = 2.0 is included as Figure 3.9c to demonstrate that the modified predictor method has properties in between those of the standard and the pure predictor methods.

Figure 3.9c



A CONTROL OF THE PROPERTY OF T

E

Land the Control of t

; •

•

. ...


3.4.5 Study E

This case demonstrates properties of the methods when a very large transconductance is present. A simple exchange of the values for g_p and g_m yields a circuit with exactly the same eigenvalues as in study D. While the predictor method with gamma = 0.0 (Figure 3.10a) still has a finite interval where it is unstable, the standard Gauss-Seidel method (Figure 3.10b) is stable for all positive h. Comparing the C and G matrices for this test and for the previous test, we find that the only real difference is that the one element has moved to form a lower triangular instead of an upper triangular G matrix. To make the modified predictor method stable for all h, gamma is set to 5.0, as in Figure 3.10c.

An accuracy test with h = 81 (Figure 3.11) shows that the pure predictor method can oscillate around the full matrix solution when the step size is much larger than any of the eigenvalues. In order to use the predictor method with step size h = 1.0, gamma must be nonzero. If gamma = 5.0 as in the spectrum plot of Figure 3.10c, the accuracy plot of Figure 3.12 results. In this case (h = 1.0), neither the standard or the predictor Gauss-Seidel (gamma = 5.0) methods are very close to the full matrix approach. If the step size is reduced to 0.1, as in Figure 3.13, the predictor method comes much closer to the full matrix solution, while the standard Gauss-Seidel method continues to differ greatly. If, in addition to reducing the step size to 0.1, gamma is reduced from 5.0 to 0.0, then the pure predictor method is found to follow the full matrix solution almost exactly (Figure 3.14).

3.4.6 Studies F and G

Both of these cases lack the feedback capacitor, \mathcal{E}_3 , and have the same conductance matrix, G. The only difference is an interchange of the input and output capacitances, \mathcal{E}_1 and \mathcal{E}_2 . This results in both circuits having identical eigenvalues and the major difference being a scale factor for each row of the A matrix. A comparison of the spectrum plots for study F (Figure 3.15) and for study G (Figure 3.16) shows that the results are identical when



A.

•

•;-





Figure 3.10b Predictor Gauss-Seidel Spectrum with gamma = 0.0 for Study E.



į

-

Ė

i

Figure 3.10c Predictor Gauss-Seidel Spectrum with gamma = 5.0 for Study F.

Karasa Parangan kanangan kanangan kanangan kanangan kanangan kanangan kanangan kanangan kanangan kanan

<u>:</u>

ت ۲.

•

-

₹,





Figure 3.11 Node 2 output voltage with step size h = 81.0 and gamma = 0.0 for Study E.

Strong seconds areasons research research research research research research



r

Figure 3.12 Node 2 output voltage with step size h = 1.0 and gamma = 5.0 for Study E.

<u>--</u>:


-

...

ï


<u>-</u>

-



いった。一手をいいいのは、一門はいれたなど、一門などに

Figure 3.13 Node 2 output voltage with step size h = 0.1 and gamma = 5.0 for Study E.



ř


_

•

-


ند

··.



Control of the Contro

Figure 3.15a Standard Gauss-Seidel Spectrum for Study F.



r

. . .

•••

...

Figure 3.15b Predictor Gauss-Seidel Spectrum with gamma = 0.0 for Study F.

<u>:</u>

.

•

...

• -

er--Paris

.

25.5

·.:

₹,





Figure 3.15c Predictor Gauss-Seidel Spectrum with gamma = 0.25 for Study F.



ئے





Figure 3.16b Predictor Gauss-Seidel Spectrum with gamma = 0.0 for Study G.



a specific method is compared to the same method. One interesting result of these studies is that even though both the capacitance and conductance matrices are diagonally dominant (i.e., for each row, the sum of the off-diagonal elements is less than the absolute value of the diagonal element [14]), the predictor Gauss-Seidel method is unstable for all h > 64.0, while the standard Gauss-Seidel method is stable for all h. An accuracy plot (Figure 3.17) shows that for h comparable to the eigenvalues, both the standard and predictor Gauss-Seidel methods have accuracy very close to that of a full matrix solution.

The studies conducted so far have been chosen to illustrate behavior with respect to specific component values in the test circuit. The next three studies are included to allow further comparison based upon the structure of the capacitance and conductance matrices.

3.4.7 Studies H. J. and K


Study H demonstrates behavior when all the elements in both the capacitance and conductance matrices are nonzero. As in study F, both the C and G matrices are diagonally dominant. A wider range of h for which the spectra are complex is observed in Figures 3.18a and 3.18b. The predictor method still is unstable for large enough h, while the standard method is stable for all h.

Study I has the same C and G matrices as study H, except that the upper hand element of the conductance matrix has been set to zero. This creates a lower triangular, diagonally dominant G matrix. In this example, Figures 3.19a and 3.19b show that both methods are stable for all h.

Study K again has the same C and G matrices as study H, except that this time the lower lefthand element has been set to zero. This yields an upper triangular conductance matrix.

As in study J, both the standard and predictor Gauss-Seidel (gamma = 0.0) methods are stable for all h. (Figure 3.20.)

one of the positional assassed and the control of t



ř


•

•.•

-


...

-



Standard Gauss-Scidel Spectrum for Study H. Figure 3.18a

ness of the second of the seco



,

Figure 3.18b Predictor Gauss-Seidel Spectrum with gamma = 0.0 for Study 11.

ٺ

ζ.,

-

· ·

<u>:</u>

-

| 100 mm |

5




Figure 3.19a Standard Gauss-Seidel Spectrum for Study J.





Figure 3.19b Predictor Gnuss-Seidel Spectrum with gamma = 0.0 for Study J.

assessant radialassantan dependent beseinden bedeinden den bedeine Februarissantan



Standard Gauss-Scidel Spectrum for Study K. Figure 3.20a

....


<u>...</u>

-. . . . r.

....

• • •••

... ...



L

Figure 3.20b Predictor Gauss-Scidel Spectrum with gamma = 0.0 for Study K.

je.

3.5 Discussion

The results of each of these ten studies are summarized in Figure 3.21. Included for each study are the capacitance (C), conductance (G), and $A = (-C^{-1}G)$ matrices, along with the eigenvalues of the test circuit. In the following discussion, the term "standard method" means "standard Gauss-Seidel method" and the term "predictor method" means "predictor Gauss-Seidel method."

A comparison of studies A, B, and C shows that the differences result from the difference in the capacitance matrix. By referring to Equation (3.6), it can be seen that the C matrix will always be symmetric (i.e., $C = C^T$)[14] and will be diagonally dominant as long as \mathcal{E}_1 and \mathcal{E}_2 are both nonzero. This indicates that if the G matrix is strictly diagonal, both the standard and predictor methods will be stable for all h. If the feedback capacitance, \mathcal{E}_3 , is very large in comparison to the other two capacitance then some undesirable oscillation can occur, but stability is maintained.

The next two studies, D and E, are the only two studies with conductance matrices that are not diagonally dominant. They are also the only two studies with a finite range of h where the predictor method is unstable. In every other study, if the predictor method is stable for some h_m , then the method is stable for all $h < h_m$. This stability property is also true for the standard method in study D. (The standard method is stable for all h in all studies except D.) Since the interval of h for which the methods are unstable includes a region between the value of the eigenvalues, it is likely that a fast and accurate solution would be difficult to achieve for study D with either method. (This is because a step size too large would either be in the unstable region or could cause large inaccuracies. But a small step size slows the speed of analysis.)




Figure 3.21 Comparison of capacitance, conductance and A matrices with eigenvalues.

Study E, where the G matrix is lower diagonal, results in the standard method being stable for all h, while the predictor method is still unstable for a finite range of h that lies between the value of the eigenvalues. This is an example where the standard method seems more desirable because of the stability properties. However, the accuracy plots show that for h where the predictor method is stable, the predictor method can also be much more accurate. When possible, Figure 3.14 indicates that the most desirable technique would be to use the predictor method where it is stable with gamma equal to zero. If this step size is too small for the desired speed of analysis, then the smallest gamma possible that insures stability would be needed for greatest accuracy.

The last five studies all have a similar diagonally dominant conductance matrix. The first two of these five, studies F and G, have a strictly diagonal capacitance matrix which result in each row of the A matrix being scaled, with no effect on the stability. The last two, studies I and K, have one element in the conductance matrix zeroed so that the conductance matrix becomes triangular. This seems to increase the range of h for which the methods are stable.

However, making an off-diagonal element zero should allow the matrices to behave more like diagonal matrices, and the first three studies, A, B, and C, have already demonstrated the behavior of a strictly diagonally G matrix.

In summary, both methods had either stability or accuracy problems if the conductance in strix was not diagonally dominant. In these studies, if the conductance matrix is diagonally dominant, then the standard Gauss-Seidel method is stable for all h, but a dominant conductance matrix is not sufficient to ensure that the predictor Gauss-Seidel method is stable for all h. In each case, however, if the method is stable for some h, then it is also stable for

all $h < h_m$. Therefore, a proper choice of gamma should be possible to make the predictor method as stable as the standard method but with increased accuracy for the same step size.

CHAPTER 4

PREMOS

4.1 Introduction

PREMOS (PREdiction Based simulator for MOS circuits) is an experimental circuit analysis program that is an attempt to bridge the gap between conventional circuit simulation and conventional logic simulation. PREMOS was developed by Wei at the University of Illinois and it evolved directly from MOTIS-C; but a number of basic changes were implemented in an attempt to increase the speed and accuracy. In addition to the predictor method described in the previous chapter, other changes include new data structures so that new analysis algorithms, such as analysis sequencing, could be implemented.

The subcircuit models built into the program are a major factor why PREMOS is faster than conventional circuit simulators such as SPICE2. However, if a circuit cannot be constructed from the built-in models, then PREMOS cannot be used for simulations. Thus, a user-specified subcircuit description, as well as an automatic partitioning algorithm, are needed to make the program more useful. Originally PREMOS was restricted to NMOS circuit simulations, but as part of the work reported in this thesis, several new subcircuits have been added to allow a limited CMOS circuit capability. These new subcircuits as well as how to use PREMOS are described in the following sections.

4.2 Input Circuit Description

The program PREMOS supplies the user with a variety of subcircuit models, henceforth referred to as primitives, that consist of a specific interconnection of transistors. The parameters (such as width to length ratio of the transistors and node capacitances) for each type of subcircuit are specified using the "model" card. The model card is also used to give a

name to each type of subcircuit, so that each primitive can be used repeatedly with a different set of parameters each time. The general format of the model card is

MODEL (modname) (primitive)(parameters)

After each necessary type of subcircuit has been described and named, the interconnection of the subcircuits is specified. In this section of the input the user gives each subcircuit a distinct name, specifies to which nodes the subcircuit is connected, and gives the model name specifying the proper type of subcircuit. The general format of the interconnect card is

(name) (nodes) (modname)

with one exception. This exception is when a subcircuit uses the SOURC primitive.

4.2.1 The SOURC Primitive

The SOURC primitive is unique because it is used to describe voltage sources that switch between two levels, such as clock pulses, rather than an interconnection of transistors. The pulses are specified by a series of "1's" and "0's" following the model name on the interconnect card to indicate when the source is at the high or low voltage level, respectively. Linear interpolation is used to determine the voltage level during the rise and fall times when switching between levels. An example of this switching behavior is given in Figure 4.1. As long as $t_{low} + t_{rise}$ is the same as $t_{high} + t_{fall}$ (specified with the MODEL card), then the user should have no trouble as two consecutive digits will always have the same total duration. However, if the above condition does not hold, then care should be taken.

4.2.2 The CMOS Cells

Four new CMOS primitives have been added to PREMOS. These are an inverter (Figure 4.2), a 2-input NAND (Figure 4.3), a 2-input NOR (Figure 4.4), and a variable number of transfer gates in series (Figure 4.5). The notation that follows is


<u>.</u>

•

....

::

•••



ESSA A CRESSOUS MESSAGE CRESSOUS CONTRACTOR

Figure 4.1

SOURC timing example.




Figure 4.2 CMOS inverter.




Figure 4.3 CMOS 2-input NAND gate.





Figure 4.4 CMOS 2-input NOR gate.

一部 一名か

F27 324



win = width-to-length ratio of the n-channel transistors

wlp = width-to-length ratio of the p-channel transistors

cg = gate (input) node capacitance

ci = internal node capacitance

cl = load (output) node capacitance

and, additionally, for the transfer gates

cs = source (input) node capacitance

cgn = gate of n-channel transistor capacitance

cgp = gate of p-channel transistor capacitance

ct = intertransfer gate transistor capacitance

nt = number of transfer gates

The parameters for the primitives are then specified in the following order:

CMINV win wip cg cl
CMNOR win wip cg ci cl
CMNAN win wip cg ci cl
CMIFR win wip cs cgn cgp ct cl nt

To specify circuit connections, the user must assign node numbers for each of these cells in the order:

CMINV ng nl
CMNOR n1 n2 ni nl
CMNAN n1 n2 ni nl
CMIFR ns nn1 np1 ni1 nn2 np2 . . . al

The first-time user should note that even internal node numbers for each cell must be specified even though internal nodes should never be connected to another cell.

To allow greater flexibility, the CMOS transfer gates have not been specifically linked to other type of logic as was done by Wei for NMOS transfer gates. However, large inaccuracies may result if the signal flow within the circuit is from the output node to the source node of a series of transfer gates instead of from the source to the output. Therefore, the user is encouraged to connect the output node of transfer gates only to the input node of other cells. It should also be noted that proper operation of CMOS transfer gates requires complementary control signals to the n-channel and p-channel transistors. Therefore, the use may need to add an inverter so that both polarities of the signal are available.

4.3 Control Commands

The control commands are input into PREMOS in the same file as the input data description. The nine basic commands are described in Appendix 3 of Reference [10]. The only changes have to do with the additional CMOS subcircuits and the modification to the predictor Gauss-Seidel method.

The OPT card is used to specify the number iterations allowed for each primitive for any single point in time. The number of dc iterations for the CMOS primitives can either be concatenated to the string given in Reference [10], or if a zero is input as the first number, then the CMOS dc iterations can be inputted directly. That is,

OPT itnan itnor ittrs itpul itlch itao itoa itmos itcin itcor itcan itctrs

or,

OPT 0 itcin itcor itcan itctrs

where itcin, itcor, itcan, and itctrs are the number of preset dc iteration for a CMOS inverter, a CMOS NOR gate, a CMOS NAND gate, and a CMOS transfer gate respectively and all other terms are as defined by Wei. The default number of iteration for any primitive not specified is one.

The CONTL card has simply added one more parameter, gamma, so that the modified predictor method can be used. If the predictor scheme is chosen then gamma may be specified. The default value of gamma is zero. The form of the CONTL card is now:

CONTL laten listp lpred gamma

with laten, ltstp, and lpred as defined by Wei.

4.4 Transistor Description

In addition to the input circuit description and control file already described, PREMOS requires a second data file describing the transistor characteristics. The modeling equations used are [15] and [16]:

$$I_{DS} = KP * \frac{1 + \lambda V_{DS}}{1 + \eta (V_{GS} - V_T)} * \left((V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right)$$
 (4.1)

for operation in the linear region and

$$I_{DS} = \frac{KP}{2} * \frac{1 + \lambda V_{DS}}{1 + \eta (V_{GS} - V_T)} * (V_{GS} - V_T)^2$$
 (4.2)

for operation in the saturation region with

$$V_{T} = V_{T0} + \Delta V_{T} \tag{4.3}$$

and

KP = intrinsic transconductance

 λ = channel length modulation parameter

 $\eta = mobility reduction parameter$

 V_{T0} = threshold voltage at dc bias

 ΔV_T = threshold voltage change due to substrate bias voltage change

These parameters for each type of transistor must be in a file named "datai.dat." Each transistor has a set of 24 parameters, the first four of which are KP, λ , η , and V_{T0} . The next 20 are ΔV_{T} as represented in tabular form as a function of the source to substrate voltage. The first set of 24 is used to describe all of the NMOS enhancement mode transistors. The second set of 24 is used to describe the NMOS depletion mode transistors and should have a negative V_{T0} . The third group of 24 is for the PMOS enhancement mode transistor and should also have a negative V_{T0} . Finally, the last group of 24 is reserved for PMOS depletion mode transistors, even though no primitives have been implemented yet that use this type of transistor.

4.5 Output Processing

In addition to being able to generate plots on standard printer, PREMOS is also capable of generating output suitable for input to a graphics plotter. Currently, the SEND command will generate an output data file named "plfile.dat" which can then be used by a program named "graf" for making graphs on Tektronics 4010 series terminals. All the user has to do is execute graf, which will read in the file plfile.dat and then prompt the user for all necessary additional input.

4.6 Interactive Session Commands

At this point it is appropriate to demonstrate the use of PREMOS to analyze a particular circuit. The circuit chosen for this is a ring oscillator constructed from CMOS gates as shown in Figure 4.6. A file named "cring.dat" describing the circuit and giving the control commands for this circuit is given in Figure 4.7. The transistor data file (always named "datai.dat") is given if Figure 4.8. At the time of this writing, PREMOS has been developed in conjunction with the BSD 4.1 version of the UNIXTM operating system. Given that the executable code for PREMOS is contained in the file named "prec.ext" and letting bold face




Figure 4.6 CMOS ring oscillator.

-

```
3 stage cmos ring oscillator
model inv cminv(2 2 20f 20f)
model mand canan(2 1 20f 15f 20f)
model clk sourc(5 0 10m 5m 10m 5m)
x1 1 4 5 2 nand
x2 2 3 1nv
x3 3 4 inv
c1 1 0 clk 0 1 0 0 1 0
opt 0 3 3 3 3
40
contl 1 1 1
time 40n in
plot 1 2 3
send 1 2 3
V+ 5
end
```

Figure 4.7 Input circuit and control file for CMOS oscillator.

```
2.000d-05 1.000d-03 1.000d-03 1.000d+00 0.000d+00 0.000d+00
0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00
0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00
0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00
2.000d-05 1.000d-03 1.000d-03 -2.000d00 0.000d+00 c.000d+00
0.000d+00 0.000d+00 0.000d+00 0.000d+00 0.000d+00 0.000d+00
0.000d+00 0.000d+00 0.000d+00 0.000d-00 0.000d-00 5.000d+00
0.0004+00 0.0004+00 0.0004+00 0.0004+00 5.0004+00 5.0064+05
2.000d-05 1.000d-03 1.000d-03 -1.00d-00 0.000d-00 0.000d-00
0.000d+00 C.000d+00 0.000d+00 0.000d+00 C.000d+00 C.000d+00
0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00
0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00
2.0004-05 1.0004-03 1.0004-03 2.0004-00 0.0004-00 0.0004-00
C.000d+00 C.000d+00 C.000d+00 O.000d+00 O.000d+00 O.000d+00
C.0004+00 C.0004+00 0.0004+00 0.0004+00 C.0004+00 0.0004+00
0.0004-00 0.0004-00 0.0004-00 0.0004-00 0.0004-00
0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00 0.0004+00
```

Figure 4.8 Transistor process parameter file for ring oscillator.

denote what the user needs to type in response to various prompts, then a typical analysis of a circuit would proceed as follows:

```
% prec.ext < return > circuit file name? cring.dat < return > listing file name? cring.out < return > %
```

At this time, the output data is in the file "cring.out" and can be listed on a terminal or printed on paper. PREMOS has also created a new file with the name "plfile.dat" for use with the graphing routines. If "plfile.dat" already existed, it is overwritten with the new output.

The plotting routines have been written using PLOT10 software for use with Tektronics 4010 series terminals. Assuming the user is now logged on to an appropriate graphics terminal, the session could proceed as follows:


```
% graf
want hard copy? yes = 1, no = 0
1 < return>
1st symbol type=? 0(no),1(0),2(x),5(*),8(+),<11
1st line type=? 1-4(dash),0(solid),-1(no),<11
sequential line type: 0 1 2 3 4 23 34, <11
0 0 < return>
2nd symbol type=? 2nd line type=?
0 1 < return>
```

After the user has selected the desired style of line for each of up to seven output voltages (previously selected with the SEND command in the input file), the waveforms will be plotted. When the user is ready to continue with other commands, the "return" key must be pressed to obtain another prompt from the computer. As can be seen above, a number of possible plotting styles are given to the user in the prompt for the first waveform. For other

possibilities, refer to the PLOT10 manuals. The graphics output resulting from the input file "cring.dat" is shown in Figure 4.9. Other sample circuits are include in the appendix.

4.7 Discussion

PREMOS is a fairly easy program to use provided the circuit can be described with the primitives provided. Furthermore, after learning how to add one primitive, it is fairly easy to add new primitives as the need arises. However, in the present implementation adding new primitives increases the size of the program, while for speed it is desirable to keep the program small. Since the primitives are used mainly in identifying the topology of a circuit, it may be desirable to change the structure of the program so that the topology of the circuit is stored in an intermediate data file. While allowing a much larger selection of primitives to be maintained, this would also have the benefit that different control commands inputs could be used without the overhead of always analyzing the basic structure of the circuit. This could be valuable if the predictor method was ever found to be unstable for a particular circuit.



CHAPTER 5

Conclusions

Performing circuit level simulation at logic level speeds is an active area of research. The methods used in the program PREMOS to increase the speed of analysis include analysis sequencing, latency checking, and circuit partitioning. While these techniques do decrease the amount of computer time required, some important restrictions must be placed on the type of circuits allowed. As implemented in PREMOS, one major requirement is that a circuit must be composed of available unidirectional subcircuits. The unidirectional requirement means that feedback within a circuit requires special numerical algorithms. This work has attempted to show that the predictor Gauss-Seidel method is a viable approach.

While the predictor Gauss-Seidel method is not in general stable for all positive time step sizes, it has been shown to be stable for some interval of step sizes in each of seven studies. Perhaps just as important is the comparison between the predictor and the (commonly used) standard Gauss-Seidel method. With the proper choice of a parameter, the predictor method can be made stable over as wide a range of step size as the standard method. The major drawback with this is that there is no way to determine the optimum value of this parameter at present.

PREMOS is a program that is accurate enough for many applications. However, for future experimental work it may be helpful to break the program into smaller, interacting functional blocks. At the present time PREMOS contains over 4500 lines of code. While this is not nearly as large a program as SPICE, continued growth could certainly slow the speed of analysis. Breaking the program into smaller functional blocks would have the disadvantage that more information would have to be stored for the blocks to be able to

communicate, but would allow the user to change one part of his input data without having to necessarily execute the whole program again. Further experimental work would also be simplified if parts of the program could be more easily modified without affecting unrelated areas of analysis.

APPENDIX

Circuit Examples




Figure A.1 Gated R-S Flip-Flop.

Seed stress terring Meedel 199321

<u>ث</u>

```
cmos RS flip-flop
model nand cmnan(2 1 15f 10f 50f)
model clk sourc(5 0 10n 5n 10n 5n)
             8
                 4 nand
nd1
          3
                 5 nand
nd2
      2
             9
          3
          7
nd3
      4
            10
                 6 nand
      5
            11
                 7 nand
nd4
ss 1 0 clk 1 1 0 rr 2 0 clk 0 0 1
                    0
rr 2 0 clk 0 0 1 1 1 1 0
en 3 0 clk 1 1 1 1 1 1
                                 1
                               0
                                   0 1
opt 0 3 3 3 3
dc
contl 1 1 1
time 120n 1n
send 1 2 6 7
v+ 5
end
```

Figure A.2 Input Data File for Gated R-S Flip-Flop.




Figure A.3 Voltage Plots for Gated R-S Flip-Flop.




Figure A.4 Master-Slave R-S Flip-Flop.

```
cmos master-slave RS flip-flop
model inv cminv(2 2 10f 20f)
model nand cmnan(2 1 15f 10f 50f)
model clk sourc(5 0 10n 5n 10n 5n)
x1 3 8 inv
ndi
     1
        3 13
              4 nand
nd2
     2
        3 14
              5 nand
        7 15
nd3
              6 nand
     4
nd4
    •5
        6 16
              7 nand
        8 17
              9 nand
nd5
    6
    · 7
nd6
        8 18 10 nand
nd7
    9 12 19 11 nand
nd8 10 11 20 12 nand
ss 1 0 clk 0 0 1 1 0 0 0 0 0 1 0 1 0
                     10000101
rr 2 0 clk 0 0 0 0 1
ck 3 0 clk 1 0 1 0 1 0 1 0 1 0 1 0 1
opt 0 3 3 3 3
dc
contl 1 1 1
time 120n 1n
send 1 2 3 11 12
v+ 5
end
```

O

Figure A.5 Input Data File for Master-Slave R-S Flip-Flop.

٠.




Figure A.6 Voltage Plots for Master-Slave R-S Flip-Flop.




Figure A.7 Binary-to-Octal Decoder.

<u>:</u>

```
cmos binary-to-octal decoder
model inv cminv(2 2 10f 20f)
model mand cmman(2 1 15f 10f 50f)
model nor cmnor(1 2 15f 10f 20f)
model clk sourc(5 0 10n 5n 10n 5n)
x1 1 5 inv
x2 2 6 inv
x3 3 7 inv
nr1 5 6 22 8 nor
nr2 5
     2 23 9 nor
nr3 6 1 24 10 nor
nr4 2 1 25 11 nor
nr5 3 4 26 12 nor
nr6 7
      4 27 13 nor
nd1 12 11 28 14 nand
nd2
     9 12 29 15 nand
nd3 12 10 30 16 nand
     8 12 31 17 nand
nd4
nd5 11 13 32 18 nand
nd6
     9 13 33 19 nand
nd7 10 13
          34 20 nand
     8 13 35 21 nand
                     0
ck1 1 0 clk 0
                Ω
                   1
                       1
                         0
                           1
                             0
                               1
                           10
              0
                 1
                       0
ck2 2 0 clk
            0
                     0
                         1
                              0
                                  1
ck3 3 0 clk 0
              0 0
                   0
                     1
                       1
                         0
                             0
                               1
                                  1
                     0
                       0
ck4 4 0 clk 0
              0
                 0
                   0
opt 0 3 3 3 3
đc
contl 1 1 1
time 60n 1n
send 14 15 16
v+ 5
end
```

Figure A.8 Input Data File for Binary-to-Octal Decoder.




Figure A.9 Voltage Plots for Binary-to-Octal Decoder.

REFERENCES

- [1] L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," ERL Memo., No. ERL-M520, University of California, Berkeley, May, 1975.
- [2] B. R. Chawla, H. K. Gummel and P. Kozak, "MOTIS An MOS Timing Simulator," <u>IEEE Trans. on Circuits and Systems</u>, Vol. CAS-22, No. 12, pp. 901-910, December, 1975.
- [3] S. P. Fan, M. Y. Hsueh, A. R. Newton and D. O. Pederson, "MOTIS-C: A New Circuit Simulator for MOS LSI Circuits," <u>IEEE Int. Symp. on Circuits and Systems</u>, Arizona, pp. 700-703, April, 1977.
- [4] N. Tanabe, H. Nakamura and K. Kawkita, "MOSTAP: An MOS Circuit Simulator for LSI Circuits," Proc. IEEE Int. Symp. on Circuits and Systems, pp. 1035-1038, April, 1980.
- [5] I. N. Hajj, "Sparsity Considerations in Network Solution by Tearing," <u>IEEE Trans. on Circuits and Systems</u>, Vol. CAS-27, No. 5, pp. 357-366, May, 1980.
- [6] P. Yang, "An Investigation of Ordering, Tearing, and Latency Algorithms for the Time Domain Simulation of Large Circuits," <u>CSL Report R-891</u>, University of Illinois at Urbana-Champaign, August, 1980.
- [7] E. Lelarasmee, A. E. Ruehli, and A. L. Sangiovanni-Vincentelle, "The Waveform Relaxation Method for Time Domain Analysis of Large Scale Integrated Circuits," <u>IEEE Trans. Computer Aided Design</u>, Vol. CAD-1, No. 3, pp. 131-145, July, 1982.
- [8] A. R. Newton, "The Simulation of Large Scale Integrated Circuits," <u>ERL Memo. No. ERL-M78/52</u>, University of California, Berkeley, July, 1978.

- [9] Giovanni De Micheli and Aberto Sangiovanni-Vincentelle, "Characterization of Integration Algorithms for the Timing Analysis of MOS VLSI Circuits," <u>Int. J. Circuit</u> <u>Theory Appl.</u>, Vol. 10, pp. 299-309, 1982.
- [10] You-Pang Wei, "Large-Scale Circuit Simulation," <u>CSL-Report R-977</u>, University of Illinois at Urbana-Champaign, December, 1982.
- [11] C. A. Desoer, Notes for a Second Course on Linear Systems, Princeton, New Jersey:
 D. Van Nostrand, 1970.
- [12] L. O. Chua and P. M. Lin, <u>Computer Aided Analysis of Electronic Circuits</u>, Englewood Cliffs, New Jersey: Prentice-Hall, 1975.
- [13] S. M. Selby, CRC Standard Mathematical Tables, Cleveland, Ohio: CRC Press, 1975.
- [14] G. Strang, <u>Linear Algebra and Its Applications</u>, New York, New York: Academic Press, 1980.
- [15] D. A. Hodges and H. G. Jackson, <u>Analysis and Design of Digital Integrated Circuits</u>, New York, New York: McGraw Hill, 1983.
- [16] D. R. Alexander, et.al., "SPICE2 MOS Modeling Handbook," Report

 BDM/A-77-071-TR, BDM Corporation, Albuquerque, New Mexico, 1977.